Copper has been in use for at least 10,000 years. Copper alloys, such as bronze and brass, have played important roles in advancing civilization in human history. Bronze artifacts date at least 6500 years. On the other hand, discovery of intriguing properties and new applications in contemporary technology for copper and its compounds, particularly on nanoscale, have continued. In this paper, examples for the applications of Cu and Cu alloys for advanced device applications will be given on Cu metallization in microelectronics devices, Cu nanobats as field emitters, Cu 2 S nanowire array as high-rate capability and high-capacity cathodes for lithium-ion batteries, Cu-Te nanostructures for field-effect transistor, Cu 3 Si nanowires as high-performance field emitters and efficient anti-reflective layers, single-crystal Cu(In,Ga)Se 2 nanotip arrays for high-efficiency solar cell, multilevel Cu 2 S resistive memory, superlattice Cu 2 S-Ag 2 S heterojunction diodes, and facet-dependent Cu 2 O diode.
and was the first metal to be used in large quantity.
Copper alloys, such as bronze and brass, have played important roles in advancing civilization in human history. Bronze artifacts date at least 6500 years. Early uses of bronze included tools, weapons, armor, and building materials since they are harder and more durable than their stone and copper predecessors. Brass is used for decoration for its bright gold-like appearance; for applications where low friction is required such as locks, gears, bearings, doorknobs, ammunition casings, and valves; for plumbing, electrical applications, and zippers. It has also been used extensively in brass musical instruments such as horns and bells where a combination of high workability and durability is desired. Brass is often used in situations where it is important that sparks should not be struck, as in fittings and tools around explosive gases. The ability to resist corrosion ensured that copper, bronze, and brass remained as both functional and decorative materials during the Middle Ages and the successive centuries through the Industrial Revolution and on to the present day. [1, 2] The electrification of the world in late nineteenth century had resulted in the widespread use of Cu wires both for transmission of electricity and for coils in electrical motors. In fact, Cu is still mostly used as electrical wires (~60 pct) nowadays.
The valuable properties of copper which were evident at the dawn of civilization were an attractive color, excellent ductility and malleability, and a capability of being hardened by working. In modern times, further properties have been appreciated and exploited across a wide range of applications: high thermal and electrical conductivities, excellent corrosion and biofouling resistance, and antimicrobial properties. Historically, the Age of Cu Alloys gave way to the Age of Iron, not because of the lack of strength, but chiefly because of the economic factor. Owing to the present high price of the metal, Cu and its alloys are being replaced by cheaper materials, such as Al and plastics, in many applications. [1, 2] It is of interest that in a compilation of end-use applications for Cu and Cu alloys in the United States, high electrical conductivity is the major reason for choosing copper and Cu alloys in 9 of 16 categories, corrosion resistance a major reason in 8, ease of fabrication in 6, and good heat-transfer properties in 5. [3] It is remarkable that in the Twenty-first century, Cu continues to find new ways into many main branches of technology. For example, Cu metallization in nanoelectronics devices, Cu oxide-based superconductors, Cu-In-Ga-Se (CIGS) solar materials, etc. Furthermore, discovery of intriguing properties and new applications in contemporary technology for copper and its compounds have continued. In this paper, we present several examples of nanoscale Cu and Cu compounds for advanced device applications.
II. CU METALLIZATION

A. Interfacial Reactions
Cu has gradually replaced Al as the interconnect material for IC devices since the turn of the century owing to its low resistivity and high electromigration resistance. In the nanoelectronics era, Cu interconnects have become ubiquitous.
Interfacial reactions of ultrahigh-vacuum-deposited Cu thin films on atomically cleaned (111)Si have been investigated. An interface compound, CuSi x with x = 11.2 to 14 at. pct (f phase), was observed to be present at the Cu/Si interface. Examples are shown in Figure 1 . g¢¢-Cu 3 Si was found to form in samples annealed at 473 K (200°C) for 1 hour. Plan-view and cross-sectional transmission electron microscopy (TEM) revealed that both aligned and twinned epitaxies were present. Interfacial dislocations at the silicide/Si interface were identified as edge type, with 1/2[1 10] Burgers' vectors. The average spacing of the dislocations was measured to be 1.4 nm, which correlates well with a 15 pct mismatch at the silicide/Si interface. [4, 5] Solid-phase-epitaxial growth of silicon on (111)Si through a transport media (Cu or Cu 3 Si) was observed to occur at a temperature as low as 473 K (200°C). Preferentially oriented g¢¢-Cu 3 Si is the only phase present in samples annealed at 473 K to 1073 K (200°C to 800°C). In samples annealed at or higher than 1123 K (850°C), a mixture of g¢-Cu 3 Si and g¢¢-Cu 3 Si was found to be present. [5] B. Room-Temperature Oxidation of Silicon Catalyzed by g¢¢-Cu 3 Si
Room-temperature oxidation of (111)Si and (001) catalyzed by g¢¢-Cu 3 Si has been studied. XRD analysis showed that volume fractions of g¢¢-Cu 3 Si and Cu decrease and increase with exposure time in air ambient, respectively. From TEM diffraction analysis, Cu precipitates were found to be epitaxially related to Si. After prolonged exposure in air, the Cu precipitates were found to form an irregular network structure in the SiO 2 layer. Examination of the same area of annealed samples with intermittent exposure in air indicated that the oxidation was mainly initiated at the grain boundaries. Significant differences in room-temperature oxidation behavior between (111) and (001) samples were found. [6] The extent of oxidation was found to depend critically on the starting film thickness of Cu 3 Si. The oxidation was found to be more restricted on (111)Si than that in (001)Si samples. The SiO 2 layer thickness was found to decrease with the average grain size of the starting Cu 3 Si layer. High-resolution TEM revealed that the oxidation is initiated at the grain boundaries. An oxide film as thick as 4.5 lm was grown at room temperature over a period of 2 weeks in (001) samples. The growth of the thick oxide film was achieved by minimizing the grain size of Cu 3 Si through a reaction between Cu and an intermediate amorphous silicon layer at 473 K (200°C). Examples are shown in Figure 2 . [7, 8] Mechanisms for catalytic oxidation of silicon in the presence of Cu 3 Si are discussed. For g¢¢-Cu 3 Si thin layer on (001)Si, the thickness of starting Cu, hence Cu 3 Si, layer on silicon was found to be a critical factor in determining the oxidation behavior. Based on the microstructural evolution data, a partial reconstitution of catalytic Cu 3 Si mechanism is proposed to be the dominant process for the room-temperature oxidation of silicon catalyzed by Cu 3 Si. [9] The growth kinetics of the oxidation of Si catalyzed by 170-nm-thick Cu 3 Si at elevated temperatures has been investigated. For wet oxidation at 413 K to 453 K (140°C to 180°C), the thickness of the oxide was found to increase parabolically with time with activation energy of 0.4 ± 0.2 eV. The activation energy is close to that of diffusivity of Cu in Si. At 453 K to 473 K (180°C to 200°C), the growth rate became slower with increasing temperature. The growth of oxide tended to be discontinuous at the surface as the oxidation temperature was increased to a temperature at or higher than 573 K (300°C). The anomalously fast growth of oxide at low temperatures is attributed to the presence of filamentary structures of Cu clusters in the oxide to expedite the diffusion of the oxidants through oxide. At 473 K to 523 K (200°C to 250°C), more Cu atoms diffuse to the Cu 3 Si/Si interface and less Cu atoms stay in the oxide, which slows down the oxide growth. The lack of filamentary structures of Cu as diffusion paths retards the growth of SiO 2 . At 573 K (300°C) or higher temperatures, the lack of filamentary structures of Cu clusters stopped the growth of continuous oxide layer altogether. [10] C. Electromigration-Induced Atomic Diffusion in the Twin-Modified Cu Grain Boundaries
Grain boundaries affect the migration of atoms and electrons in polycrystalline solids, thus influencing many of the mechanical and electrical properties. By introducing nanometer-scale twin defects into copper grains, grain-boundary structure and atomic diffusion behavior are changed along the boundary. Using in situ ultrahigh-vacuum and high-resolution TEM, electromigration-induced atomic diffusion in the twin-modified grain boundaries was observed. The triple point where a twin boundary meets a grain boundary was found to slow down grain-boundary and surface electromigration by one order of magnitude. Examples are shown in Figure 3 . It is proposed that this occurs because of the incubation time of nucleation of a new step at the triple points. The long incubation time slows down the overall rate of atomic transport. [11, 12] 
III. ADVANCED DEVICE APPLICATIONS
In recent years, a number of Cu and Cu alloy nanostructures were grown. [13, 14] The section will mainly cover the nanoscale Cu and Cu alloys with functionalities.
A. Cu Nanobats as Field Emitters
The metal-organic chemical vapor deposition (MOCVD) method has been used to grow Cu nanorods without metal catalysts. Pentagonal bat-shaped Cu nanorods (Cu nanobats) with fivefold symmetry were successfully synthesized by MOCVD without capping reagents. The average diameters of the head and tail of the Cu nanobats are 100 and 50 nm, respectively. The Cu nanobats are evolved from multiple-twinned particles with a decahedral shape. Both elongation along the fivefold symmetry axis and lateral growth of exterior twins were found to be important in the growth of pentagonal Cu nanobats. An example is shown in Figure 4 . The Cu nanobats possess strong field emission characteristics. [15] B. Copper Sulfide Nanowire Array as High-Rate Capability and High-Capacity Cathodes for Lithium-Ion Batteries A general solution method for the growth of highly ordered large-scale Cu 2 S nanowire arrays onto the copper metal current collector substrates has been developed. The electrochemical behaviors of Cu 2 S nanowire array cathodes for lithium-ion battery applications reveal that they exhibit stable lithium-ion insertion/extraction reversibility, high reversible lithium storage capacity, long cycle life, and outstanding rate capability. Figure 5 shows cycle performance of the Cu 2 S nanowire array/Li cell circulated at a high rate of 2C. The superb electrochemical performance can be attributed to the nanowire arrays having increased reaction sites, improved cycle life in the face of mechanical strain, and efficient charge transport. With the simplicity of fabrication and good electrochemical properties, the Cu 2 S nanowire arrays are promising cathode materials for the practical use in the next generation lithium-ion batteries. [16, 17] 
C. Copper Telluride Nanostructures for Field-Effect Transistors
By precisely controlling different ethylenediamine (EDA) ratios in a reaction solution, the phases and morphologies of Cu-Te nanostructures were controlled from Te/Cu core-shell nanowires at a low volume fraction of EDA <8 pct, Cu 3 Te 2 nanowires at the volume fraction of EDA between 8 and 24 pct, Cu 2 Te nanowires and nanobelts at the volume fraction of EDA between 24 and 48 pct, to Cu 2 Te/Cu core-shell nanobelts at the volume fraction of EDA over 48 pct. The formation mechanism is attributed to varied tendency of different coordinative copper complexes. In situ heating XRD results and TEM observations of the Cu 2 Te nanowires reveal the phase transition from hexagonal P3m1, hexagonal P6/mmm to cubic structure at annealing temperatures of 298 K, 773 K, to 873 K (25°C, 500°C, to 600°C), respectively. The lack of back gate dependence demonstrates the metallic feature of Te/Cu core-shell nanowire while obvious p-type behavior can be found for Cu 2 Te nanowire with an on/off ratio of~10 4 and the field-effect hole mobility of~18 cm 2 V À1 s À1 . These Cu-Te nanostructures exhibit controllable transport behaviors from metallic to semiconducting natures with different EDA volume fractions and have promising applications in electronics such as nonvolatile memory, photodetectors, and solar cells. [18] 
D. Cu 3 Si Nanowires as High-Performance Field Emitters and Efficient Anti-reflective Layers
Single-crystalline Cu 3 Si nanowire arrays were synthesized in an organic solvent. Self-catalyzed, dense single-crystalline Cu 3 Si nanowire arrays were synthesized by thermal decomposition of mono phenylsilane in the presence of copper films or copper substrates at 693 K to 748 K (420°C to 475°C) and 10.3 MPa in supercritical benzene. The solution-grown Cu 3 Si nanowire arrays serve dual functions as field emitters and anti-reflective layers, which were reported on copper silicide materials for the first time. Cu 3 Si nanowires exhibit superior field emission properties, with a turn-on-voltage as low as 1.16 V lm À1 , an emission current density of 8 mA cm À2 at 4.9 V lm À1 , and a field enhancement factor (b) of 1500. Cu 3 Si nanowire arrays appear black with optical reflectance less than 5 pct between 400 and 800 nm serving as highly efficient anti-reflective layers. Moreover, the Cu 3 Si nanowires could be grown on either rigid or flexible substrates (PI). This study showed that solution-phase silicide reactions are adaptable for high-quality silicide nanowire growth and demonstrated their promise toward fabrication of metal silicide-based devices. [19, 20] E. Single-Crystal Cu(In,Ga)Se 2 Nanotip Arrays for High-Efficiency Solar Cell Direct formation of large area Cu(In,Ga)Se 2 , nanotip arrays (GIGS NTRs) has been realized by using one step Ar + milling process without template. By controlling milling time and incident angles, the length of CIGS NTRs with adjustable tilting orientations can be precisely controlled. Formation criteria of these CIGS NTRs have been discussed in terms of surface curvature, multiple components, and crystal quality, resulting in a highly anisotropic milling effect. The CIGS NTRs have very low reflectance <0.1 pct at incident wavelengths between 300 and 1200 nm. Open circuit voltage and short circuit current of CIGS NTRs solar cell were measured to~390 mV and~22.56 mA/cm 2 , yielding the filling factor and the efficiency of 59 and 5.2 pct, respectively. In contrast to CIGS thin-film solar cell with efficiency of 3.2 pct, the nanostructured CIGS NTRs can have efficiency enhancement of~160 pct due to the higher light absorption ability because of the nanostructure. The merits of current approach include the latest way via template-free direct creating process of nanostructured CIGS NTRs with controllable dimensionality and large-scale production without postselenization process. [21] F. Multilevel Cu 2 
S Resistive Memory
Owing to the enormous demand for data storage and its self-powering potential, resistive random access memory (ReRAM) devices have received much attention. Multilevel memory is advantageous in terms of efficiency and energy saving. Multilevel resistance has been demonstrated for devices based on individual Cu 2 S nanowires with two inert (W) electrodes. Up to five levels can be achieved, significantly enhancing the data storage density, by varying the compliance current (C.C.). Compared to previous works on multilevel memory, the present devices exhibit outstanding performances with lower operating voltage (V set < 0.6 V at I C.C. = 1 lA), higher on/off ratio (>10 5 ), and longer retention time (>10 3 minutes). The typical I-V curves of single nanowire without Cu as electrode in in situ SEM probe system are shown in Figure 6 . The SEM image of the W tips and nanowires are shown in the inset figure. From in situ scanning electron microscopy (SEM) and TEM analysis, the resistive switching (RS) behavior of Cu 2 S nanowires under high C.C. (>1 lA) was found to be dominated by Cu ion diffusion inside the Cu 2 S nanowire. On the other hand, holes and vacant Cu lattice sites control the RS under low C.C. (<800 nA). The results of temperature-dependent measurements of resistivity also strongly support the proposed mechanisms. The facile fabrication of Cu 2 S nanowires with the capability of multilevel switching shall facilitate the realization of high-density memristor applications. [22] G. Superlattice Cu 2 S-Ag 2 S Heterojunction Diodes Fabrication of superlattice nanowires (NWs) with precisely controlled segments normally requires sequential introduction of reagents to the growing wires at elevated temperatures and low pressure. Here, we demonstrate the fabrication of superlattice NWs possessing multiple p-n heterojunctions by converting the initially formed CdS to Cu 2 S NWs first and then to segmented Cu 2 S-Ag 2 S NWs through sequential cation exchange at low temperatures. In the formation of Cu 2 S NWs, twin boundaries generated along the NWs act as the preferred sites to initiate the nucleation and growth of Ag 2 S segments. Varying the immersion time of Cu 2 S NWs in a AgNO 3 solution controls the Ag 2 S segment length. Adjacent Cu 2 S and Ag 2 S segments in a NW were found to display the typical electrical behavior of a p-n junction. Examples are shown in Figure 7 . [23, 24] H. Facet-Dependent Cu 2 
O Diode
It is interesting to examine facet-dependent electrical properties of single Cu 2 O crystals, since such study greatly advances our understanding of various facet effects exhibited by semiconductors. Here, we show a Cu 2 O octahedron is highly conductive, a cube is moderately conductive, and a rhombic dodecahedron is nonconductive. The conductivity differences are ascribed to the presence of a thin surface layer having different degrees of band bending. When electrical connection was made on two different facets of a rhombicuboctahedron, a diode-like response was obtained, demonstrating the potential of using single polyhedral nanocrystals as functional electronic components. Density of state (DOS) plots for three layers of Cu 2 O (111), (100), and (110) planes show respective metallic, semimetal, and semiconducting band structures. By examining DOS plots for varying number of planes, the surface layer thicknesses responsible for the facet-dependent electrical properties of Cu 2 O crystals have been determined to be below 1.5 nm for these facets. [25] IV. SUMMARY AND CONCLUSIONS Copper and copper alloys are a unique class of materials. They are richly endowed with favorable physical and chemical properties. Its relative ease in extraction as well as abundance in the earth crust made it the earliest metal to be used for large quantity. From ancient, medieval to modern times, they are widely used because their excellent electrical and thermal conductivities, outstanding resistance to corrosion, and ease of fabrication, together with good strength and fatigue resistance. It is rather remarkable that in the Twentyfirst century, Cu continues to find new ways into many main branches of technology. For example, Cu metallization in nanoelectronics devices, Cu oxide-based superconductors, CIGS solar materials, etc. Furthermore, discovery of intriguing properties and new applications in contemporary technology for copper and its compounds have continued. In this paper, we present several examples of nanoscale Cu and Cu compounds with their functionalities, which include field emitters, field-effect transistor, lithium-ion battery cathode, anti-reflective layer, solar cell, resistive memory, p-n heterojunction diode, and facet-dependent diodes.
Judging from the tremendous progresses made in recent years, it is expected that in the nanotechnology era, a wide range of novel Cu alloy nanostructures with advanced applications will be further fruitfully explored. 
